

# (12) United States Patent

## Purushothaman

# US 9,225,333 B2 (10) **Patent No.:**

(45) **Date of Patent:** 

Dec. 29, 2015

# (54) SINGLE SUPPLY LEVEL SHIFTER WITH IMPROVED RISE TIME AND REDUCED LEAKAGE

(71) Applicant: Texas Instruments Incorporated,

Dallas, TX (US)

Soman Purushothaman, Kerala (IN) Inventor:

Assignee: TEXAS INSTRUMENTS

INCORPORATED, Dallas, TX (US)

Notice: Subject to any disclaimer, the term of this

patent is extended or adjusted under 35

U.S.C. 154(b) by 6 days.

Appl. No.: 14/186,849

Filed: Feb. 21, 2014 (22)

#### **Prior Publication Data** (65)

US 2015/0244372 A1 Aug. 27, 2015

(51) Int. Cl.

H03K 19/0175 (2006.01)H03K 19/0185 (2006.01)H03K 19/00 (2006.01)H03K 19/003 (2006.01)

(52)U.S. Cl.

> CPC .... H03K 19/018521 (2013.01); H03K 19/0013 (2013.01); H03K 19/00384 (2013.01)

Field of Classification Search

CPC ...... H03K 19/18521; H03K 3/356113; H03K 19/018528; H03K 19/017581; H03K 19/00315; H03K 19/0013; H03K 19/00384; H03K 19/018585; G09G 2310/0289

USPC ...... 326/68, 81, 83, 87 See application file for complete search history.

#### (56)**References Cited**

#### U.S. PATENT DOCUMENTS

5,229,659 A *	7/1993	Sandhu 326/83
5,359,240 A *	10/1994	Sandhu 326/83
6,278,295 B1*	8/2001	Lovett 326/83
7,119,578 B2*	10/2006	Correale et al 326/81
7,368,952 B2*	5/2008	Ojiro 326/87
7,508,242 B2*	3/2009	Tokuno 327/108
7,969,191 B2*	6/2011	Nedalgi 326/81


<sup>\*</sup> cited by examiner


Primary Examiner — Vibol Tan (74) Attorney, Agent, or Firm — Andrew Viger; Frank D. Cimino


#### (57)ABSTRACT


A single supply level shifter converts an input logic level IN into level shifted OUT and OUT\_X. An IN inverter generates level-shifted OUT at an OUT Node. IN is coupled at an INT Node to a  $\mathbf{V}_{DD}$  supply rail, through an INT\_Node PFET that controls the INT Node based on OUT\_X. An OUT\_X network includes a separate IN\_X inverter (generating inverted IN independent of level shifting), and an OUT\_X circuit that controls pull-up/down of an OUT\_X Node to generate levelshifted OUT\_X, receiving control inputs from both IN and IN\_X inverters. The OUT\_X circuit is a three FET stack: a pull-up/down PFET/NFET pair receives IN\_X, and an OUT\_X Node control PFET, coupled between the pull-up PFET and the OUT\_X Node, receives OUT. Based on OUT and IN\_X, the OUT\_X circuit generates OUT\_X as an inverted OUT (including supplying OUT X to the INT Node PFET to control the INT Node (including OUT pull-up).


# 18 Claims, 3 Drawing Sheets














# SINGLE SUPPLY LEVEL SHIFTER WITH IMPROVED RISE TIME AND REDUCED LEAKAGE

#### **BACKGROUND**

## 1. Technical Field

This Patent Document relates generally to logic level shifting, such as can be used to interface separate circuits/modules operating in different voltage domains (different voltage supply levels).

#### 2. Related Art

Logic level shifters convert logic levels from one voltage domain to another, operating with different supply voltages. The voltage domains can be between different modules of a single IC (integrate circuit), such as core and I/O, or between different ICs.

Logic level shifters can be implemented with single or dual supply configurations. Single supply level shifters enable logic level conversion between voltage domains without 20 requiring separate supply rails (in multi-IC configurations, without requiring separate supply pins). However, a disadvantage of single supply level shifters is increased static power consumption due to increased leakage currents. In particular, as supply voltages are decreased with scaling, the 25 leakage component of total power dissipation increases in significance.

FIG. 1 illustrates a single supply level shifter 10. An input inverter M1/M2 is coupled to a supply network M3/M4 at an INT Node. The input inverter M1/M2 receives a logic signal <sup>30</sup> IN (IN=1,0) and outputs a level shifted OUT (inverted IN) at an OUT Node. A following OUT\_X inverter M5/M6 outputs OUT\_X (inverted OUT) at an OUT\_X Node. The single supply network includes a pull-up PFET M3 in parallel with a diode connected NFET M4. PFET M3 is controlled by <sup>35</sup> feedback control corresponding to OUT\_X.

For IN=0 (OUT=1), M2 pulls up the OUT node (M1 is switched off), switching M5 off and M6 on pulling down the OUT\_X node. OUT\_X=0 is fed back to switch off PFET M3. Initially, the OUT node is pulled up toward  $V_{DD}$  (minus the M4 diode drop) by M2/M4. In response to OUT\_X=0, PFET M3 switches on to pull up the INT node to  $V_{DD}$  (minus a  $V_{TH}$ ), completing pull-up of the OUT Node to OUT=1 (note that the OUT Node is loaded by M6 pulling down the OUT\_X Node).

For IN=1 (OUT=0), M2 is switched off and M1 is switched 45 on, pulling down the OUT node, and switching M6 off and M5 on. M5 pulls up the OUT\_X node, and OUT\_X=1 switches off PFET M3. With M3 off, the INT node ( $V_S$  of M2) is below  $V_{DD}$  by the M4 diode drop, ensuring M2 is switched off by IN=1.

This type of design for a single supply level shifter presents a number of disadvantages to minimizing leakage, particularly where optimizing logic level rise times is a design consideration. For example, the diode-connected NFET is slow, always on, and loads the INT node (requiring larger M2 and 55 therefore larger M1). The pull-down NFET M6 loads the OUT node, degrading rise time for OUT=1-increasing NFET W can improve OUT\_X pull-down, and thus OUT pull-up via M3, but results in higher loading at OUT, which at least partially counters the effect of increasing NFET W.

### **BRIEF SUMMARY**

This Brief Summary is provided as a general introduction to the Disclosure provided by the Detailed Description and 65 Figures, summarizing some aspects of the disclosed invention. It is not a detailed overview of the Disclosure, and should

2

not be interpreted as identifying key elements of the invention, or otherwise characterizing the scope of the invention disclosed in this Patent Document.

The Disclosure describes apparatus and methods for logic level shifting adaptable for operation with a single supply, as "single supply" is defined in the Disclosure, including a voltage domain with a positive supply and a ground/reference that can be circuit ground.

In various embodiments, a level shifting methodology according to this Disclosure enables level shifting an input logic signal IN with logic\_0 (IN=0) and logic\_1 (IN=1) states to a corresponding level shifted output logic signal that is one of OUT or OUT\_X (corresponding to an inverted OUT).

In one embodiment, a single supply level shifting methodology includes providing, in response to the input logic signal IN, both OUT at an OUT Node and IN\_X at an IN\_X Node, both corresponding to inverted IN. In particular, OUT at the OUT Node is provided by pulling up the OUT Node for OUT=1 (inverted IN=0), and pulling down the OUT Node for OUT=0 (inverted IN=1).

This embodiment of the methodology further includes providing, based on OUT and IN\_X, OUT\_X as an inverted OUT at an OUT\_X Node, including: (a) providing pull-up/down for the OUT\_X Node based on respectively IN\_X=0 and IN\_X=1; and (b) controlling OUT\_X Node pull-up/down based on an OUT control signal corresponding to OUT at the OUT Node. In response to IN\_X and the OUT control signal, OUT\_X is generated by: (a) for IN\_X=0 and OUT=0, pulling up the OUT\_X Node to generate OUT\_X=1; and (b) for IN\_X=1 and OUT=1, terminating OUT\_X Node pull-up, and pulling down the OUT\_X Node to OUT\_X=0.

This embodiment of the methodology further includes controlling an INT Node coupled between the OUT Node and the supply rail, based on an OUT\_X control signal corresponding to OUT\_X. Controlling the INT Node includes pulling up the INT Node based on OUT\_X=0, and terminating INT Node pull-up based on OUT\_X=1.

As a result, this embodiment of the single supply level shifting methodology enables controlling pull-up of the OUT and OUT\_X Nodes based on respectively the OUT\_X and OUT control signals, by: (a) for IN=0 (OUT=1, OUT\_X=0), pulling down the OUT\_X Node to OUT\_X=0 in response to IN\_X=1 and an OUT=1 control signal, and providing an OUT\_X=0 control signal to control INT Node pull-up, and as a result pulling up the OUT Node to OUT=1; and (b) for IN=1 (OUT=0, OUT\_X=1), pulling up the OUT\_X Node to OUT\_X=1 in response to IN\_X=0 and an OUT=0 control signal, and providing an OUT\_X=1 control signal to terminate INT Node pull up, and enable pulling down the OUT Node to OUT=0.

In other embodiments of the single supply level shifting methodology: (a) providing OUT as an inverted IN at an OUT Node is accomplished by an IN inverter including PFET and NFET transistors, gate coupled at the IN Node, and drain-coupled at the OUT Node, the PFET source coupled to the INT Node and the NFET source coupled to the ground/reference; and (b) the INT Node can be controlled by an INT\_Node PFET transistor source coupled to the supply rail and drain coupled to the INT Node, and gate coupled to receive the OUT\_X control signal, and can be configured such that, in response to an OUT\_X=1 control signal, the INT Node is disconnected from the supply rail.

In other embodiments of the single supply level shifting methodology, providing OUT\_X as an inverted OUT at an OUT\_X Node is accomplished by an OUT\_X network configured to provide OUT\_X as an inverted OUT at the OUT\_X

Node, including providing the OUT\_X control signal to the INT\_Node PFET, where the OUT\_X network includes: (a) an IN\_X inverter configured to receive IN from the IN Node, and provide IN\_X as an inverted IN at an IN\_X Node; and (b) OUT X circuitry including OUT X Node pull-up/down circuitry and a OUT X Node PFET series coupled between the pull-up PFET and the OUT\_X Node, and gate coupled to the OUT Node to receive OUT as an OUT control signal. The OUT\_X Node pull-up/down circuitry includes pull-up PFET and pull-down NFET transistors, gate coupled to the IN\_X Node, the pull-up PFET source coupled to the supply rail, and the pull-down NFET drain coupled to the OUT\_X Node and source coupled to the ground/reference. The OUT\_X circuitry is configured to control OUT\_X based on IN\_X and the OUT control signal, such that: (a) for IN=0, the OUT\_X circuitry receives IN\_X=1 at the pull-up/down PFET and NFET, and an OUT=1 control signal at the OUT\_X\_Node PFET, pulling down the OUT\_X Node to OUT\_X=0, and providing an OUT\_X=0 control signal to the INT\_Node PFET, which pulls-up the INT Node and as a result the OUT Node is pulled up to OUT=1, and (b) for IN=1, the OUT\_X circuitry receives IN\_X=0 at the pull-up/down PFET and NFET, and an OUT=0 control signal at the OUT\_X\_Node PFET, pulling up the OUT\_X Node to OUT\_X=1, and providing an OUT\_X=1 control signal to the INT\_Node PFET, 25 terminating pull-up of the INT Node.

Other aspects and features of the invention claimed in this Patent Document will be apparent to those skilled in the art from the following Disclosure.

### BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 illustrates a conventional single supply logic level shifter, converting IN into OUT and OUT $\_X$ .

FIG. 2 illustrates an example embodiment of a logic level 35 shifter, according to the invention.

FIGS. 3A-3C provide example waveforms for the example embodiment illustrated in FIG. 2, illustrating respectively: (3A)  $I_{VDD}$ , (3B)  $V_{DV}$ , and (3C)  $V_{OUT}$ .

## DETAILED DESCRIPTION

This Description and the Figures disclose example embodiments and implementations that illustrate various features and advantages of the invention, aspects of which are 45 defined by the Claims. Known circuits, functions and operations are not described in detail to avoid unnecessarily obscuring the principles and features of the invention.

As used in this Disclosure and the Claims, the term "single supply" level shifter circuit means a level shifter configured 50 for a voltage domain characterized by a positive supply designated  $V_{DD}$  and a "ground/reference" sometimes designated V<sub>SS</sub> (which for dual supply designs designates a negative supply). Commonly, single supply level shifter designs will use  $V_{DD}$  and circuit ground ( $V_{SS}$ =0). However, for level 55 shifter designs based on the single supply architecture of the invention, the ground/reference is not required to be zero volts. Instead, the requirement for the V<sub>SS</sub> ground/reference as used in single supply level shifter designs according to the invention (including the illustrated example embodiment) is 60 that (i)  $V_{SS}$  is significantly less than  $V_{DD}$ , and (ii)  $V_{SS}$  for the IN (input) domain is substantially the same as  $V_{SS}$  for the level shifter domain. That is, the V<sub>SS</sub> reference/ground should be substantially the same for both the IN domain and the level shifter domain.

In brief overview, in various example embodiments, a single supply level shifter converts an input logic level signal 4

IN into level shifted OUT and OUT\_X. An IN inverter generates OUT at an OUT Node. The IN inverter is coupled at an INT node to a V<sub>DD</sub> supply rail, through an INT\_Node PFET that controls the INT Node based on OUT\_X. An OUT\_X network includes a separate IN\_X inverter (generating inverted IN independent of level shifting), and an OUT\_X circuit that controls pull-up/down of an OUT\_X Node to generate OUT\_X. The OUT\_X circuit receives control inputs from both IN and IN\_X inverters, and controls pull-up/down at the OUT\_X Node. The OUT\_X circuit is configured as a three FET stack: a pull-up/down PFET/NFET pair receives IN\_X (inverted IN), and an OUT\_X Node control PFET, coupled between the pull-up PFET and the OUT\_X Node, receives OUT (inverted IN). Based on OUT and IN\_X, the OUT\_X circuit generates OUT\_X as an inverted OUT (including supplying OUT\_X to the INT\_Node PFET to control the INT Node (including OUT pull-up).

FIG. 2 illustrates an example embodiment of a single supply level shifter circuit 100 according to the invention. As illustrated, the level shifter voltage domain is configured as a single positive  $V_{DD}$  supply rail with a ground/reference designated  $V_{SS}$ . As noted, the  $V_{SS}$  ground/reference can be circuit ground (zero volts).

Level shifter 100 includes an input network 110 and an 25 OUT\_X network 120. The level shifter receives at an input Node N1 an input logic signal IN with logic\_0 and logic\_1 states (IN=0 and IN=1). Level shifter 100 converts the IN logic signal received at N1 to a corresponding level shifted output logic signal that can be either OUT (inverted IN) at an OUT Node N2, or OUT\_X (corresponding to inverted OUT) at an OUT\_X Node N3.

Input network 110 includes an input inverter 111 coupled at an INT Node to the V<sub>DD</sub> supply rail. Input inverter 111 is coupled between the INT Node and the V<sub>SS</sub> ground/reference, and is configured to receive IN at IN Node N1, and provide OUT as an inverted IN at the OUT Node N2. The example IN inverter 111 includes NFET M1 and PFET M2. M1/M2 are gate coupled at the IN Node, and drain-coupled at the OUT Node. The PFET M2 source is coupled to the INT Node and the NFET M1 source is coupled to the ground/reference.

Input network 110 includes an INT\_Node PFET M3 source coupled to the  $V_{DD}$  supply rail and drain coupled to the INT Node. M3 is controlled by an OUT\_X control signal, selectively pulling up the INT Node for OUT\_X=1. As described below, the OUT\_X control signal corresponds to OUT\_X generated by the OUT\_X network 120 in response to IN at the OUT\_X Node N3. Thus, for IN=0 and OUT\_X=0, and the resulting OUT\_X=1 control signal, PFETs M2 and M3 are switched on to pull up the OUT Node N2 to OUT=1. For IN=1 and OUT\_X=1, a resulting OUT\_X=1 control signal switches off PFET M3, disconnecting the INT Node (and PFET M2 which is switched off by IN=1) from the  $V_{DD}$  supply rail

According to aspects of the invention, by comparison with the level shifter design illustrated in FIG. 1, a diode NFET at the INT Node can be eliminated, thereby comparatively reducing loading at the INT Node. As a result, the strength of M2 can be comparatively reduced, with attendant reduction in the sizes of M1 and M3.

OUT\_X network 120 is configured to provide OUT\_X as an inverted OUT at the OUT\_X Node N3, including providing OUT\_X as the OUT\_X control signal fed back to the INT\_Node PFET M3. The OUT\_X network includes an IN\_X inverter 121 and an OUT\_X circuit 123.

IN\_X inverter 121 is coupled between the  $V_{DD}$  supply rail and the ground/reference. The IN\_X inverter is coupled to the IN Node N1, and configured to provide IN\_X as an inverted

IN at an IN\_X Node N4. The example IN\_X inverter 121 includes NFET M7 and PFET M8, gate coupled to the IN Node N1, and drain-coupled at the IN\_X Node. PFET M8 is source is coupled to the supply rail and NFET M7 is source coupled to the ground/reference. A diode connected PFET M9, coupled between the supply rail and the PFET M8, can be used to reduce the supply voltage at the PFET source.

OUT\_X circuit 123 is coupled to receive IN\_X from the IN\_X Node N4 (IN\_X inverter 121), and an OUT control signal corresponding to OUT from the OUT Node N2. The OUT\_X circuit is configured to provide OUT\_X as an inverted OUT at the OUT Node N3.

OUT\_X circuit 123 comprises pull-up/down circuitry for the OUT\_X Node N3. The example OUT\_X circuit is implemented as a three transistor stack coupled between the V<sub>DD</sub> 15 supply rail and the ground/reference. OUT\_X circuit 123 includes a pull-up PFET M4 and a pull-up OUT\_X\_Node PFET M5, and a pull-down NFET M6. The PFET/NFET pair M4/M6 are gate coupled to the IN\_X Node in the IN\_X inverter 121. The pull-up M3 is source coupled to the supply 20 rail, and the pull-down M6 is source coupled to the ground/reference, and drain coupled to the OUT\_X Node.

The OUT\_X\_Node PFET M5 is series coupled between the M4 PFET and the OUT\_X Node, and gate coupled to the OUT Node to receive OUT as an OUT control signal. The 25 OUT\_X PFET M5 controls the pull-up/down operation of the OUT\_X circuit 123 at the OUT\_X node.

According to aspects of the invention, by comparison with the level shifter design illustrated in FIG. 1, OUT Node loading is reduced, and control of the OUT\_X Node (including 30 OUT\_X=1 rise time) is enhanced. OUT is not used to generate OUT\_X (as an inverted IN). Instead, OUT\_X is generated with IN\_X as an inverted IN (from the IN\_X inverter 121), with OUT providing the OUT control signal for the pull-up PFET M5 that controls the OUT\_X Node. Note that M7/M8/35 M9 of the IN\_X inverter 121 are only required to generate IN\_X, and are not part of the level shift, and can be sized accordingly. Note, also, that, comparatively, OUT Node loading is reduced because the OUT\_X Node pull-down NFET M6 does not load the OUT Node.

In operation, for IN=0, the OUT\_X circuitry 123 receives IN\_X=1 at the pull-up/down pair M4/M6, and an OUT=1 control signal at the OUT\_X\_Node PFET M5. The pull-up M4 and the pull-up OUT\_X\_Node PFET M5 are switched off, and the pull-down M6 is switched on to pull down the 45 OUT\_X Node to OUT\_X=0.

OUT\_X=0 is fed back to the PFET M3 controlling the INT\_Node as an OUT\_X=0 control signal. M3 switches on, pulling up the INT Node, and as a result the OUT Node is pulled up to OUT=1.

For IN=1, the OUT\_X circuitry 123 receives IN\_X=0 at the pull-up/down pair M4/M6, and an OUT=0 control signal at the OUT\_X\_Node PFET M5. The pull-up PFET M4 and the OUT\_X\_Node PFET M5 are switched on, and the pull-down M6 is switched off, pulling up the OUT\_X Node to 55 OUT\_X=1.

OUT\_X=1 is fed back to the PFET M3 controlling the INT\_Node as an OUT\_X=1 control signal. M3 switches off, terminating INT Node pull-up, and disconnecting the INT Node form the  $V_{DD}$  supply rail.

That is, the INT\_Node PFET M3 and the OUT\_X\_Node PFET M5 are controlled respectively by the OUT\_X control signal and the OUT control signal.

For IN=0 (OUT=1), the corresponding OUT=1 control signal switches off the OUT\_X\_Node PFET M5 terminating pull-up of the OUT\_X Node, which is pulled down to OUT\_X=0. The resulting feedback OUT\_X=0 control signal

6

causes the INT\_Node PFET M3 to pull-up the INT Node, and thereby pull up the OUT Node to OUT=1.

For IN=1 (OUT=0), the corresponding OUT=0 control signal switches on the OUT\_X\_Node PFET M5, pulling up the OUT\_X Node to OUT\_X=1. The resulting feedback OUT\_X=1 control signal switches off the INT\_Node PFET M3, terminating INT Node pull-up (disconnecting the INT Node from the V<sub>DD</sub> supply rail).

FIGS. 3A-3C provide example waveforms for the example embodiment illustrated in FIG. 1. FIG. 3A illustrates  $I_{VDD}$  (current from supply  $V_{DD}$ ), FIG. 3B illustrates  $V_{IN}$ , and FIG. 3C illustrates the level shifted  $V_{OUT}$ .

According to aspects of the invention, by comparison with the level shifter design illustrated in FIG. 1, both leakage and OUT/OUT\_X rise times (pull-up delays) are reduced. For example: (a) loading is reduced at both the OUT Node and the OUT\_X Node, (b) a diode-connected NFET is not required at the INT Node (reducing supply voltage for the IN inverter), and (c) use of a separate IN\_X inverter not involved in level shifting reduces pull down requirements (M7 in the example embodiment). Specifically regarding transistor sizing: (a) because INT loading is reduced, M2 size can be reduced, enabling reduction in the size of M1; and (b) in the IN\_X inverter, because the pull down M7 can be small, the sizes of M8 and M9 can also be reduced. Further, the three transistor arrangement for the OUT\_X circuit (M4/M5/M6) reduces leakage in comparison to the OUT\_X output stage in FIG. 1 (M5/M6).

The Disclosure provided by this Description and the Figures sets forth example embodiments and implementations, including associated operations and methods, which illustrate various aspects and features of the invention. This Disclosure can be used by those skilled in the art as a basis for design modifications, substitutions and alternatives to construct other embodiments, including adaptations for other applications. Accordingly, this Disclosure does not limit the scope of the invention, which is defined by the Claims.

The invention claimed is:

1. A logic level shift circuit with a single voltage supply rail for level shifting an input logic signal IN with logic\_0 and logic\_1 states (IN=0 and IN=1) to a corresponding level shifted output logic signal that is one of OUT or OUT\_X (corresponding to an inverted OUT), comprising:

an IN inverter circuit configured to receive IN at an IN Node, and provide OUT as an inverted IN at an OUT Node, the IN inverter coupled between an INT Node and a ground/reference;

an INT\_Node PFET transistor source coupled to the supply rail and drain coupled to the INT Node, and controlled by an OUT\_X control signal corresponding to OUT\_X to provide INT Node pull-up in response to an OUT\_X=0 control signal;

an OUT\_X network configured to provide OUT\_X as an inverted OUT at an OUT\_X Node, including providing the OUT\_X control signal to the INT\_Node PFET, the OUT\_X network including:

an IN\_X inverter circuit configured to receive IN from the IN Node, and provide IN\_X as an inverted IN at an IN\_X Node;

OUT\_X circuitry including

60

OUT\_X Node pull-up/down circuitry including pullup PFET and pull-down NFET transistors, gate coupled to the IN\_X Node, the pull-up PFET source coupled to the supply rail, and the pull-down NFET drain coupled to the OUT\_X Node and source coupled to the ground/reference; and

- an OUT\_X Node PFET transistor series coupled between the pull-up PFET and the OUT\_X Node, and gate coupled to the OUT Node to receive OUT as an OUT control signal;
- the OUT X circuitry configured to control OUT X 5 based on IN\_X and the OUT control signal, such
  - for IN=0, the OUT\_X circuitry receives IN\_X=1 at the pull-up/down PFET and NFET, and an OUT=1 control signal at the OUT\_X\_Node PFET, pulling down the OUT\_X Node to OUT\_X=0, and providing an OUT\_X=0 control signal to the INT\_Node PFET, which pulls-up the INT Node and as a result the OUT Node is 15 pulled up to OUT=1, and
  - for IN=1, the OUT\_X circuitry receives IN\_X=0 at the pull-up/down PFET and NFET, and an OUT=0 control signal at the OUT\_X\_Node PFET, pulling up the OUT\_X Node to 20 OUT\_X=1, and providing an OUT\_X=1 control signal to the INT\_Node PFET, terminating pullup of the INT Node.
- 2. The circuit of claim 1, wherein the INT\_Node PFET connects the INT Node to the supply rail, such that, in 25 response to the OUT\_X=1 control signal, the INT Node is disconnected from the supply rail.
- 3. The circuit of claim 1, wherein the IN inverter includes PFET and NFET transistors, gate coupled at the IN Node, and drain-coupled at the OUT Node, the PFET source coupled to the INT Node and the NFET source coupled to the ground/ reference.
- 4. The circuit of claim 1, wherein the IN\_X inverter includes PFET and NFET transistors, gate coupled to the IN Node, and drain-coupled at the IN\_X Node, the PFET source coupled to the supply rail and the NFET source coupled to the ground/reference.
- 5. The circuit of claim 4, further comprising a diode conthe IN\_X inverter, to reduce the supply voltage at the PFET
- 6. The circuit of claim 1, wherein the ground/reference comprises a circuit ground.
- 7. A logic level shifter with a single voltage supply rail for 45 level shifting an input logic signal IN with logic\_0 and logic\_1 states (IN=0 and IN=1) to a corresponding level shifted output logic signal that is one of OUT or OUT\_X (corresponding to an inverted OUT), comprising:
  - an IN inverter configured to receive IN at an IN Node, and 50 ing: provide OUT as an inverted IN at an OUT Node, the inverter including PFET and NFET transistors, gate coupled at the IN Node, and drain-coupled at the OUT Node, the PFET source coupled to an INT Node and the NFET source coupled to ground/reference;
  - an INT\_Node PFET transistor source coupled to the supply rail and drain coupled to the INT Node, and controlled by an OUT\_X control signal corresponding to OUT\_X to provide INT Node pull-up in response to an OUT\_X=0 control signal; and
  - an OUT\_X network configured to provide OUT\_X as an inverted OUT at an OUT\_X Node, including providing the OUT\_X control signal to the INT\_Node PFET, the OUT X network including:
    - an IN\_X inverter circuit configured to receive IN from 65 the IN Node, and provide IN\_X as an inverted IN at an IN\_X Node;

OUT\_X circuitry including

- OUT X Node pull-up/down circuitry including pullup PFET and pull-down NFET transistors, gate coupled to the IN\_X Node, the pull-up PFET source coupled to the supply rail, and the pull-down NFET drain coupled to the OUT\_X Node and source coupled to the ground/reference; and
- an OUT\_X Node PFET transistor series coupled between the pull-up PFET and the OUT\_X Node, and gate coupled to the OUT Node to receive OUT as an OUT control signal;
- the OUT\_X circuitry configured to control OUT\_X based on IN\_X and the OUT control signal, such
  - for IN=0, the OUT X circuitry receives IN X=1 at the pull-up/down PFET and NFET, and an OUT=1 control signal at the OUT\_X\_Node PFET, pulling down the OUT\_X Node to OUT\_X=0, and providing an OUT\_X=0 control signal to the INT Node PFET, which pulls-up the INT Node and as a result the OUT Node is pulled up to OUT=1, and
  - for IN=1, the OUT\_X circuitry receives IN\_X=0 at the pull-up/down PFET and NFET, and an OUT=0 control signal at the OUT X Node PFET, pulling up the OUT\_X Node to OUT\_X=1, and providing an OUT\_X=1 control signal to the INT\_Node PFET, terminating pullup of the INT Node.
- 8. The logic level shifter of claim 7, wherein the INT\_Node PFET connects the INT Node to the supply rail, such that, in response to the OUT\_X=1 control signal, the INT Node is disconnected from the supply rail.
- 9. The logic level shifter of claim 7, wherein the IN X inverter includes PFET and NFET transistors, gate coupled to the IN Node, and drain-coupled at the IN\_X Node, the PFET source coupled to the supply rail and the NFET source coupled to the ground/reference.
- 10. The logic level shifter of claim 9, further comprising a nected PFET coupled between the supply rail and the PFET of 40 diode connected PFET coupled between the supply rail and the PFET of the IN\_X inverter, to reduce the supply voltage at the PFET source.
  - 11. The logic level shifter of claim 7, wherein the ground/ reference comprises circuit ground.
  - 12. A method of level shifting an input logic signal IN with logic\_0 (IN=0) and logic\_1 (IN=1) states to a corresponding level shifted output logic signal that is one of OUT or OUT\_X (corresponding to an inverted OUT), the method operable with a level shifter with a single voltage supply rail, compris
    - in response to the input logic signal IN,
      - providing OUT as an inverted IN at an OUT Node, including pulling up the OUT Node for OUT=1 (inverted IN=0), and pulling down the OUT Node for OUT=0 (inverted IN=1); and
      - providing IN X as an inverted IN;

60

- providing, based on OUT and IN\_X, OUT\_X as an inverted OUT at an OUT\_X Node, including
  - providing pull-up/down for the OUT\_X Node based on respectively IN\_X=0 and IN\_X=1;
  - controlling OUT\_X Node pull-up/down based on an OUT control signal corresponding to OUT at the OUT Node:
  - such that, in response to IN X and the OUT control signal, OUT\_X is generated by:
    - for IN\_X=0 and OUT=0, pulling up the OUT\_X Node to generate OUT\_X=1; and

- for IN\_X=1 and OUT=1, terminating OUT\_X Node pull-up, and pulling down the OUT\_X Node to OUT X=0;
- based on an OUT\_X control signal corresponding to OUT\_X, controlling an INT Node coupled between the 5 OUT Node and the supply rail, including pulling up the INT Node based on OUT\_X=0, and terminating INT Node pull-up based on OUT\_X=1;
- thereby controlling pull-up of the OUT and OUT\_X Nodes based on respectively the OUT\_X and OUT control 10 signals, by:
  - for IN=0 (OUT=1, OUT\_X=0), pulling down the OUT\_X Node to OUT\_X=0 in response to IN\_X=1 and an OUT=1 control signal, and providing an OUT\_X=0 control signal to control INT Node pullup, and as a result pulling up the OUT Node to OUT=1; and
  - for IN=1 (OUT=0, OUT\_X=1), pulling up the OUT\_X Node to OUT\_X=1 in response to IN\_X=0 and an OUT=0 control signal, and providing an OUT\_X=1 20 control signal to terminate INT Node pull up, and enable pulling down the OUT Node to OUT=0.
- 13. The method of claim 12, wherein providing OUT as an inverted IN at an OUT Node is accomplished by an IN inverter including PFET and NFET transistors, gate coupled 25 at the IN Node, and drain-coupled at the OUT Node, the PFET source coupled to the INT Node and the NFET source coupled to the ground/reference.
- **14**. The method of claim **12**, wherein the INT Node is controlled by an INT\_Node PFET transistor source coupled 30 to the supply rail and drain coupled to the INT Node, and gate coupled to receive the OUT\_X control signal.
- 15. The method of claim 14, wherein the INT\_Node PFET connects the INT Node to the supply rail, such that, in response to an OUT\_X=1 control signal, the INT Node is 35 disconnected from the supply rail.
- 16. The method of claim 14, wherein providing OUT\_X as an inverted OUT at an OUT\_X Node is accomplished by an OUT\_X network including:
  - an IN\_X inverter configured to receive IN from the IN 40 Node, and provide IN\_X as an inverted IN at an IN\_X Node; and

- OUT\_X circuitry including
  - OUT\_X Node pull-up/down circuitry including pull-up PFET and pull-down NFET transistors, gate coupled to the IN\_X Node, the pull-up PFET source coupled to the supply rail, and the pull-down NFET drain coupled to the OUT\_X Node and source coupled to the ground/reference; and
  - an OUT\_X Node PFET transistor series coupled between the pull-up PFET and the OUT\_X Node, and gate coupled to the OUT Node to receive OUT as an OUT control signal;
  - the OUT\_X circuitry configured to control OUT\_X based on IN\_X and the OUT control signal, such that:
    - for IN=0, the OUT\_X circuitry receives IN\_X=1 at the pull-up/down PFET and NFET, and an OUT=1 control signal at the OUT\_X\_Node PFET, pulling down the OUT\_X Node to OUT\_X=0, and providing an OUT\_X=0 control signal to the INT\_Node PFET, which pulls-up the INT Node and as a result the OUT Node is pulled up to OUT=1, and
    - for IN=1, the OUT\_X circuitry receives IN\_X=0 at the pull-up/down PFET and NFET, and an OUT=0 control signal at the OUT\_X\_Node PFET, pulling up the OUT\_X Node to OUT\_X=1, and providing an OUT\_X=1 control signal to the INT\_Node PFET, terminating pull-up of the INT Node.
- 17. The method of claim 16,
- wherein the IN\_X inverter includes PFET and NFET transistors, gate coupled to the IN Node, and drain-coupled at the IN\_X Node, the PFET source coupled to the supply rail and the NFET source coupled to the ground/reference; and
- further comprising a diode connected PFET coupled between the supply rail and the PFET of the IN\_X inverter, to reduce the supply voltage at the PFET source.
- 18. The method of claim 12, wherein the ground/reference comprises circuit ground.

\* \* \* \* \*